## 2 VLSI CIRCUIT TECHNOLOGIES

2.1 From Eq.(2.5) and (2.6) we have: $\tau \approx \frac{4 C_{L}}{\beta} \frac{V_{D D}}{\left(V_{D D}-\left|V_{T}\right|\right)^{2}}$

$$
\begin{aligned}
\frac{f_{2}}{f_{1}} & =\frac{\tau_{1}}{\tau_{2}}=\frac{\frac{V_{D D 1}}{\left(V_{D D 1}-\left|V_{T}\right|\right)^{2}}}{\frac{V_{D D 2}}{\left(V_{D D 2}-\left|V_{T}\right|\right)^{2}}} \approx \frac{\frac{5}{(5-0.75)^{2}}}{\frac{3.3}{(3.3-0.75)^{2}}} \approx 0.545 \Rightarrow \\
& \Rightarrow f_{2} \approx 0.545 \cdot 100=54.5 \mathrm{MHz}
\end{aligned}
$$

For the sake of simplicity, we assume that the capacitors involved do not change with the supply voltage. Note that, in practice, this assumption is not entirely true.

$$
\frac{P_{1}}{P_{2}}=\frac{f_{1} C_{1} V_{D D 1^{2}}}{f_{2} C_{2} V_{D D 2^{2}}} \approx \frac{5^{2}}{0.545 \cdot 3.3^{2}} \approx 4.21 \Rightarrow P_{2} \approx \frac{1.3}{4.21} \approx 285 \mathrm{~mW}
$$

2.3 a) $P_{\text {tot }}=N \cdot f \cdot P_{\text {gate }} \Rightarrow N=\frac{P_{\text {tot }}}{P_{\text {gate }} \cdot f}=N=\frac{2}{6.5 \cdot 10^{-6} \cdot 80}=3.8462 \cdot 10^{3}$
b) $\frac{P_{1}}{P_{2}}=\frac{f_{1} c_{1} V_{D D 1}^{2}}{f_{1} c_{1} V_{D D 2}^{2}}=\frac{V_{D D 1}^{2}}{V_{D D 2}^{2}}$

$$
N=\frac{P_{t o t} \cdot \frac{V_{D D 1}^{2}}{V_{D D 2}^{2}}}{\frac{V_{D D 1}^{2}}{V_{D D 2}^{2}} P_{\text {gate }} \cdot f}=\frac{2 \cdot \frac{5^{2}}{3.3^{2}}}{6.5 \cdot 10^{-6} \cdot 80}=8.8296 \cdot 10^{3}
$$

2.4 We have $\tau \approx \frac{4 C_{L}}{\beta} \frac{V_{D D}}{\left(V_{D D}-\left|V_{T}\right|\right)^{2}}$

But $\tau$ was about twice too large and we use an RC-model

$$
\tau \approx R_{x} C_{\text {self }}
$$

for the charge and discharge times. Hence,


$$
R_{x} \approx \frac{2}{\beta} \frac{V_{D D}}{\left(V_{D D}-\left|V_{T x}\right|\right)^{2}}
$$

2.5 Determine the largest current through both of the transistors during switching. We have the same current $I_{D n}=-I_{D p}$ and gate-source voltage for the n-device is $V_{m}$ and $\left(V_{m}-V_{D D}\right)$ for the p-device, respectively. $V_{m}$ is the
gate-source voltage when the current is maximum. Since, both devices are in the saturation region we get:

$$
\frac{\mu_{n} C_{o x} W_{n}}{2 L_{n}}\left(V_{m}-V_{T n}\right)^{2}=\frac{\mu_{p} C_{o x} W_{p}}{2 L_{p}}\left(V_{D D}-V_{m}+V_{T p}\right)^{2}
$$

Solving for $V_{m}$ we get $V_{m}=\frac{V_{D D}+V_{T p}+\sqrt{ } a V_{T n}}{1+\sqrt{ } a}$ where $a=\frac{\mu_{n} W_{n}}{\mu_{p} W_{p}}$

Now, assume that $a=1$, i.e., symmetric switching

$$
\begin{aligned}
\Rightarrow V_{m} & =\frac{V_{D D}+V_{T p}+V_{T n}}{2}=\frac{V_{D D}}{2} \Rightarrow \\
I_{D n} & =\frac{\mu_{n} C_{o x} W_{n}}{2 L_{n}}\left(\frac{V_{D D}}{2}-V_{T n}\right)^{2}= \\
& =\frac{\left(5.610^{-2}\right)(3.9)\left(8.8510^{-12}\right) W_{n}}{(2)\left(10010^{-10}\right) L_{n}}\left(\frac{5}{2}-0.75\right)^{2} \approx 332 \frac{W_{n}}{L_{n}} \quad[\mu \mathrm{~A}]
\end{aligned}
$$

where $C_{o x}=\frac{\varepsilon_{r} \varepsilon_{0}}{T_{o x}}$
Rumors has it that the n - and p -transistors in the inverter that drives the global clock in the Alpha ${ }^{\mathrm{TM}}$ chip (Digital Equipments) has a combined widths of about 10 cm and 14 cm , respectively. The minimum feature size in the CMOS process is a $0.75 \mu \mathrm{~m}$, but the channel length is $0.5 \mu \mathrm{~m}$. The chip runs at 200 MHz and consumes about 30 W at 3.3 V . The number of devices is $1.6810^{6}$ on a $16.8 \times 13.9 \mathrm{~mm}$ chip. Current high-performance chips consume 40 to 80 W at 1.8 V .

We guess that $T_{o x} \approx 100 \AA$. We have

$$
\begin{equation*}
\beta=\frac{\mu_{n} \varepsilon W}{T_{o x} L}=\frac{\left(5.610^{-2}\right)(3.9)\left(8.8510^{-12}\right) W}{\left(10010^{-10}\right) L}=19310^{-6} \frac{W}{L} \tag{A}
\end{equation*}
$$

The resulting drain current becomes

$$
I_{D n} \approx 19310^{-6} \frac{1010^{-2}}{0.510^{-6}}=38.6 \text { Amperes }
$$

Obviously, it is not possible to have such a large current! Special measures must be employed in order to avoid such large currents.
2.7 Assume that the power supply voltage is $V_{D D 1}=5 \mathrm{~V}$. The power consumption for the one-PE solution is:

$$
P_{1}=C f V_{D D 1}^{2}
$$

where $C$ is the equivalent switched load and $f$ is the switch frequency. Now, using two PEs, the available computation time for each PE is doubled. Hence, the switch frequency can be halved. Assume that the load for each PE increases to $1.1 C$ due to the larger circuit area and additional wire routing. The propagation delay may be doubled, hence the power supply voltage can be reduced to

$$
\frac{t_{p 2}}{t_{p 1}}=\frac{\frac{1.1 C V_{D D 2}}{\left(V_{D D 2}-V_{T}\right)^{2}}}{\frac{C V_{D D 1}}{\left(V_{D D 1}-V_{T}\right)^{2}}}=\frac{1.1 V_{D D 2}\left(V_{D D 1}-V_{T}\right)^{2}}{V_{D D 1}\left(V_{D D 2}-V_{T}\right)^{2}}=\frac{1.1 V_{D D 2}(5-0.75)^{2}}{5\left(V_{D D 2}-0.75\right)^{2}}=2
$$

Solving for $V_{D D 2}$ we get
$19.869 V_{D D 2}=10\left(V_{D D 2^{2}}-1.5 V_{D D 2}+0.5625\right)$
and $V_{D D 2^{2}}-0.486875 V_{D D 2}-0.5625=0$
$V_{D D 2}=0.16957 \mathrm{~V}$ or 3.3173 V Hence, $V_{D D 2}=3.3173 \mathrm{~V}$ since the supply voltage must be larger than $V_{T}$. The power consumption can be reduced to

$$
\begin{aligned}
& P_{2}=2.2 C \frac{f}{2} V_{D D 2^{2}}=2.2 \frac{1}{2} \frac{V_{D D 2}^{2}}{V_{D D 1^{2}}} C f V_{D D 1^{2}}=1.1 \frac{3.3173^{2}}{5^{2}} P_{1} \\
& P_{2}=0.484 P_{1}
\end{aligned}
$$

Conclusion: It is necessary to reduce the supply voltage when geometry's are scaled down. This reduces the power consumption, but also the speed. Now, the reduction in minimum feature size increases the speed and the number of devices that can be put onto a single chip. Thus, the expected increase in speed will not be as large as was expected from the simple scaling policy that was discussed in section 2.6. It is therefore advantageous to use highly parallel algorithms that can exploit the large number of devices that can be put onto the chip in order to achieve high throughput implementations.

### 2.8 Static CMOS.



We have $\quad \bar{F}=S_{n} \Leftrightarrow F=\overline{S_{n}}$

$$
\begin{gathered}
S_{n}=a b+a c+b c \Rightarrow F=\overline{S_{n}}=\overline{a b+a c+b c} \\
\text { or } \quad F=S_{p}=(\bar{a}+\bar{b})(\bar{a}+\bar{c})(\bar{b}+\bar{c})=(\overline{a b})(\overline{a c})(\overline{b c})=\overline{a b+a c+b c}
\end{gathered}
$$

2.9 Precharge-Evaluation logic.

The circuit is an N-type block. We have $\bar{F}=S_{n} \Leftrightarrow F=\overline{S_{n}}$
$S_{n}=(b+c) a+b c=a b+a c+b c \Rightarrow F=\overline{S_{n}}=\overline{a b+a c+b c}$
2.10 The logic transistors in the switch nets will not conduct until the evaluation is completed in the preceeding gates. A drawback with this approach is that inverting functions cannot be realized. This logic is called domino logic. Another drawback is charge sharing between internal nodes. This can be solved by precharging the node.

