6.14 a) The first step is to convert the sig-nal-flow graph into a fully specified SFG, since it contains two three-input adders. The resulting SFG is shown to the right and the resulting precedence graph is shown below.

b) The critical path is $v_{1-} u_{1-} u_{2-} u_{4-} y_{2-} u_{5-} u_{6}$

The length of this path is $1+1+12+1+1+1=17$ clock cycles.
The maximal sampling rate is $\mathrm{f}_{\max }=1 / \mathrm{T}_{\min }=6010^{6} / 17=3.5 \mathrm{MHz}$
c)The adaptor with shimming delays is shown to the right above.

