

# Linear CMOS-PA design in different 28 nm technologies

Ted Johansson

Linköping University, Linköping, Sweden

Omid Najari, Mats Carlsson

Catena Wireless Electronics AB, Kista,  
Sweden


# Introduction and Outline

- Prestudy project within Smartare Elektroniksystem:
    - Linear PA design for WLAN 802.11ac (EVM)
    - $f=5$  GHz,  $BW=80$  MHz, modulation=256QAM
    - PA comparison: 28 nm bulk and FD-SOI technology
    - PA reliability
- 
- A 28 nm bulk CMOS PA design for 802.11ac
  - A 28 nm FD-SOI high-power stacked PA core (on-going)
  - Reliability for 28 nm CMOS-PAs

# A 28 nm CMOS PA design for 802.11ac


- Class AB PA
- Integrated balun and integrated Tx/Rx switch
- 802.11ac 5 GHz band
- 28 nm bulk CMOS
- Circuit solutions to improve the linearity of the PA and reduce memory effects
- No external components
- No linearization using predistortion (DPD)

# Transceiver architecture




Including PA, balun and Tx/Rx Switch. Also LAN for Rx.

# PA schematics



# A 28 nm CMOS PA design for 802.11ac

- Die micrograph showing PA, LNA and T/R Switch.



# Performance and comparison table

	This work	Ref. [2] ISSCC 2015	Ref. [5] ISSCC 2014	Ref. [4] RFIC 2014
External components	NO	N/A	N/A	N/A
Integrated Tx/Rx Switch	Yes	NO	NO	Yes
Frequency (GHz)	5.0 - 5.8	2.0 - 6.0	5 <sup>(5)</sup>	5 <sup>(8)</sup>
Psat (dBm)	23.5	20.5 <sup>(3)</sup>	N/A	26
Efficiency %	22	20	N/A	N/A
RF Power Consumption	530mW <sup>(1)</sup>	N/A	1520mW <sup>(6)</sup>	1722mW <sup>(9)</sup>
Output Power @ -32dB EVM 802.11ac VHT80 MCS9	13 dBm	7dBm <sup>(4)</sup>	3	17.5dBm <sup>(10)</sup>
DPD	NO	NO	NO	Yes
Technology	28nm	65nm	40nm	55nm
PA + T/R switch Die Area/RF+BB filters (mm <sup>2</sup> )	0.7x0.4/0.9x1.3 <sup>(2)</sup>	0.57x1.57	21.5 <sup>(7)</sup>	7.7 <sup>(11)</sup>

(1) PA & driver power consumption, VHT80, MCS9 @ 13dBm

(2) Area without synthesizer

(3) Psat @5.5GHz

(4) Output power from 5 - to - 6GHz

(5) Reported -32dB EVM only @5.7GHz

(6) SOC power consumption, MIMO, 3ss, VHT80 @ -5dBm

(7) Radio + Analog (including data converter and pads)


(8) Reported -32dB EVM only @5.8GHz

(9) RF power consumption, MIMO, 2ss, VHT40 @ 17.5dBm

(10) The output power reported is including Digital Pre Distortion


(11) WiFi RF + Analog

# UTBB vs. bulk CMOS





# 28 nm FD-SOI (STM)




$L_g=24$  nm,  $T_{ox}=1.8$  nm,  $V_{sup}=1.0$  V  
 ultra-thin silicon: 7 nm  
 ultra-thin buried oxide: 25 nm

High-k dielectric  
 Metal-gate electrode  
 S/D: epitaxy raised  
 Undoped channel  
 Bulk/SOI integration

PA design:  
 $L_g=150$  nm,  $T_{ox}=2.8$  nm,  
 $V_{sup}=1.8$  V (+10 %)

# 3-stacked PA core for high power using SOI



$W = 6000 \text{ um}$  ( $10 \text{ um} * 10 * 60 \text{ cells}$ )

$V_{dd}=3.0 \text{ V}$

Class-AB


$f=1900 \text{ MHz}$

$Z_{in} = 0.49 + j*7.1 \text{ } \Omega$


$R_L=7 \text{ Ohm}$

$C_2=4 \text{ pF}$ ,  $C_3=1 \text{ pF}$

**$P_{-1dB}= 28.9 \text{ dBm}$**



# 3-stacked PA for high power using SOI



$W = 6000 \text{ um}$  (10 um \* 10 \* 60 cells)

$V_{dd} = 3.0 \text{ V}$

Class-AB


$f = 1900 \text{ MHz}$

$Z_{in} = 0.49 + j*7.1 \Omega$


$R_L = 7 \text{ Ohm}$

$C_2 = 4 \text{ pF}$ ,  $C_3 = 1 \text{ pF}$

**$P_{-1\text{dB}} = 28.9 \text{ dBm}$**



# 3-stacked PA for high power using SOI



$W = 6000 \text{ um}$  ( $10 \text{ um} * 10 * 60 \text{ cells}$ )

$V_{dd} = 3.0 \text{ V}$

Class-AB


$f = 1900 \text{ MHz}$

$Z_{in} = 0.49 + j*7.1 \Omega$

$R_L = 7 \text{ Ohm}$



$C_2 = 4 \text{ pF}$ ,  $C_3 = 1 \text{ pF}$

**$P_{-1dB} = 28.9 \text{ dBm}$**



# 3-stacked PA for high power using SOI

- Designed with Acreo Swedish ICT
- Test chip =  $1.5 \times 2.2 \text{ mm}^2$
- PA, LNA, antenna switch, RX chain, mixer
- PA under evaluations



# CMOS PA reliability

- Class AB PA experiences up to  $2x V_{DD}$  on output node.
  - Stress cases not covered by design manuals.
  - HKMG gate material (SiO(N)/HfO<sub>2</sub>).
- 
- Reliability estimations:
    - Estimation of peak "duty cycle" (e.g. >90 % of max voltage).
    - "Use Cases" to translate to product lifetimes  
=> usually translates to 100-500 h effective @ high stress.
    - Lab measurements: PA at CW and elevated supply, RF performance degradation checked regularly:  
no performance degradation.

# Summary and Conclusions

- Bulk CMOS will be the preferred choice for future products.
- Need to better understand EVM and increase  $P_{\text{sat}}$  to generate higher linear  $P_{\text{out}}$ .
- Add DPD to further improve the linearity.
- Increased efficiency  $\Rightarrow$  new PA architecture needed.
- Stacked PA design in SOI interesting to further increase output power and use higher voltages, but tricky design solutions.
- CMOS PA reliability necessary to understand and verify.

Funded by the Strategic Innovation Program  
"Smartare Elektroniksystem",  
a joint venture of the  
Swedish Governmental Agency for Innovation Systems,  
the Swedish Research Council Formas,  
and the Swedish Energy Agency

