An All-Digital Polar PWM Transmitter

Muhammad Touqir Pasha\textsuperscript{a}, Muhammad Fahim Ul Haque\textsuperscript{a,b}, Jahanzab Ahmad\textsuperscript{c}, Ted Johansson\textsuperscript{a}

\textsuperscript{a} Linköping University, Linköping, Sweden
\textsuperscript{b} NED University of Engineering and Technology, Karachi, Pakistan
\textsuperscript{c} Intel Corporation, High Wycombe, United Kingdom
Outline

• Introduction
  • Transmitters for high data rate communication and high efficiency
  • Transmitter architectures using SMPAs
• The All-Digital Modified Polar PWM Transmitter
  • Principle
  • FPGA implementation
• Results
  • Simulations
  • Measurements
• Summary and conclusions
Introduction

- Modern wireless data communication requires flexible transmitter architectures for multi-rate, multi-band signals.
- Possible to implement both baseband and RF using digital CMOS circuits.
- For R&D and small-volume products, this may be in the form of high-performance Field Programmable Gate Arrays, FPGAs.
- Modulation techniques, such as M-QAM and OFDM, generate signals with non-constant amplitudes of wide range.
- To improve transmitter high efficiency, switch-mode PAs (SMPAs) has gained popularity, but use constant amplitude (on/off).
- We need special transmitter architectures to include the amplitude information.
WLAN 802.11ac

<table>
<thead>
<tr>
<th>MCS index[a]</th>
<th>Spatial Streams</th>
<th>Modulation type</th>
<th>Coding rate</th>
<th>Data rate (in Mbit/s)</th>
<th>20 MHz channels</th>
<th>40 MHz channels</th>
<th>80 MHz channels</th>
<th>160 MHz channels</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20 MHz channels</td>
<td>40 MHz channels</td>
<td>80 MHz channels</td>
<td>160 MHz channels</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>BPSK</td>
<td>1/2</td>
<td>6.5</td>
<td>7.2</td>
<td>13.5</td>
<td>15</td>
<td>29.3</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>QPSK</td>
<td>1/2</td>
<td>13</td>
<td>14.4</td>
<td>27</td>
<td>30</td>
<td>58.5</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>QPSK</td>
<td>3/4</td>
<td>19.5</td>
<td>21.7</td>
<td>40.5</td>
<td>45</td>
<td>87.8</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>16-QAM</td>
<td>1/2</td>
<td>26</td>
<td>28.9</td>
<td>54</td>
<td>60</td>
<td>117</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>16-QAM</td>
<td>3/4</td>
<td>39</td>
<td>43.3</td>
<td>81</td>
<td>90</td>
<td>175.5</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>64-QAM</td>
<td>2/3</td>
<td>52</td>
<td>57.8</td>
<td>108</td>
<td>120</td>
<td>234</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>64-QAM</td>
<td>3/4</td>
<td>58.5</td>
<td>65</td>
<td>121.5</td>
<td>135</td>
<td>263.3</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>64-QAM</td>
<td>5/6</td>
<td>65</td>
<td>72.2</td>
<td>135</td>
<td>150</td>
<td>292.5</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>256-QAM</td>
<td>3/4</td>
<td>78</td>
<td>86.7</td>
<td>162</td>
<td>180</td>
<td>351</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>256-QAM</td>
<td>5/6</td>
<td>N/A</td>
<td>N/A</td>
<td>180</td>
<td>200</td>
<td>390</td>
</tr>
</tbody>
</table>

[a] Additional parameters are needed to fully characterize the modulation scheme.
[b] Data rates may vary depending on specific implementation and environmental conditions.
Introduction

- Modern wireless data communication requires flexible transmitter architectures for multi-rate, multi-band signals.
- Possible to implement both baseband and RF using digital CMOS circuits.
- For R&D and small-volume products, this may be in the form of high-performance Field Programmable Gate Arrays, FPGAs.
- Modulation techniques, such M-QAM and OFDM, generate signals with non-constant amplitudes of wide range.
- To improve transmitter high efficiency, switch-mode PAs (SMPAs) has gained popularity, but use constant amplitude (on/off).
- We need special transmitter architectures to include the amplitude information.
Introduction

- Outphasing: two constant-envelop signals with varying phase difference.

- Issues: Amplification paths mismatch, combiner implementation.
Introduction

- RF-PWM: pulse-train with varying duty cycle at RF.

- Issues: Small dynamic range at high carrier frequency.
Introduction

- Polar PWM: amplitude PWM at IF, phase-shifted carrier
Introduction

• Polar PWM issues: image distortion
Introduction

- Polar PWM issues: image distortion enhanced by non-linear SMPA
An All-Digital Polar PWM Transmitter

- "Modified Digital PWM" (MD-PWM)
- Combines digital PWM and outphasing
  - Increased efficiency (SMPAs)
  - Outphasing eliminates image and alias distortion => improved ACLR and EVM compared to a D-PWMT.

![Diagram of MD-PWMT]

MD-PWMT
A Modified All-Digital Polar PWM Transmitter

Muhammad Touqir Pasha, Student Member, IEEE, Muhammad Fahim Ul Haque, Student Member, IEEE, Jahanzeb Ahmad, and Ted Johansson, Senior Member, IEEE

Abstract—This paper presents an all-digital pulsewidth modulated (PWM) transmitter for wireless communications. The transmitter combines baseband PWM and outphasing to compensate for the amplitude error in the transmitted signal due to aliasing and image distortion. The PWM is implemented in a field programmable gate array (FPGA) core. The outphasing is implemented as phase-position modulation using the FPGA transceivers, which drive two switch-mode power amplifiers fabricated in 130-nm standard CMOS. The transmitter has an all-digital implementation, which allows it to handle multi-standard and multi-band signals. As the proposed transmitter compensates for aliasing and image distortion, an improvement in the linearity and spectral performance is observed as compared with a digital-PWM transmitter. For a 20-MHz LTE uplink signal, the measurement results show an improvement of up to 6.9 dBc in the adjacent channel leakage ratio.

Index Terms—Software-defined radio (SDR); CMOS, FPGA, switch-mode PA (SMPA), outphasing, polar pulse-width modulation (P-PWM), aliasing distortion, image distortion, LTE.

I. INTRODUCTION

SOFTWARE-defined radios (SDRs) [1] supporting multiple communication standards are in high demand. A key aspect of SDRs is their ability to use the same hardware for the transmission of multi-band, multi-rate signals. In SDRs, the complete signal path from the baseband to the RF stage is usually implemented using digital circuits, which is made possible by the advances in the area of digital communication and CMOS fabrication. Field programmable gate arrays (FPGAs) in modern CMOS processes offer signal processing using embedded processors, gigabit I/Os and large embedded memories, making them suitable for implementing the high-speed data processing for SDRs in the digital domain.

A typical transmitter block diagram for an SDR is shown in Fig. 1. The power amplifier (PA) usually consumes most of the power budget of a transmitter. Typically, linear PAs have been preferred for use in transmitters due to their superior linearity but they have poor efficiency. In recent years, the use of switch-mode PAs (SMPAs) has gained popularity due to high efficiency and easier implementation in sub-micron CMOS [2].

Modern communication standards, such as WCDMA, LTE and WLAN, use modulation techniques like QAM and OFDM in order to improve bandwidth utilization. However, the resulting signals have a non-constant envelope, which cannot be directly amplified by an SMPA. Encoding schemes like outphasing [3]–[8], RF pulse-width modulation (RF-PWM) [9]–[13], and polar PWM (P-PWM) [14]–[20] can be used to convert the non-constant envelope signals into a binary form for highly efficient transmission using SMPAs.

In outphasing, the modulated envelope-varying signal is decomposed into two constant-envelope signals with the envelope information encoded in the phase difference of the two generated signals. These signals are combined after power amplification to generate the transmitted signal. Outphasing transmitters exhibit an improved spectral performance. However, the efficiency is strongly influenced by the type of combiner and the used PA [21], [22].

RF-PWM encodes the amplitude information of the transmitted signal by generating a pulse train with varied duty cycle at the carrier frequency. Such a transmitter is simple to implement and free from path-delay mismatches. However, the dynamic range of the output signal is limited by the maximum switching frequency of the PA [9], [10]. In [23] RF-PWM and outphasing are combined to improve the dynamic range of the transmitter. However, at higher carrier frequencies, the efficiency of such an implementation is reduced due to the limited resolution of the RF-PWM.

In polar PWM transmitters (P-PWMT), the amplitude information of the baseband signal is encoded into a PWM signal, and the phase information into the phase shift of the modulated carrier. The two signals are multiplied, amplified and filtered to generate an envelope-varying signal. P-PWMTs can use SMPAs, as the output signal has two levels. It has larger dynamic range compared to RF-PWM as it does...
An All-Digital Polar PWM Transmitter

GigaHertz Symposium, Lund, 2018-05-24
An All-Digital Polar PWM Transmitter

![Diagram of an all-digital polar PWM transmitter](image)

Graphs (a) to (i) showing time-amplitude plots for different signals.
FPGA implementation

- Intel/Altera Stratix IV GT FPGA with integrated 11.3 Gbps TRXs.
- PWM + high speed multipliers: FPGA core logic.
- PPM: FPGA core logic + TRX.
Simulation results

- Circuit simulations using Cadence SpectreRF and Keysight ADS, 130 nm PDK.
- LTE 20 MHz uplink signal, PWM freq = 64 MHz, different phase resolutions.

<table>
<thead>
<tr>
<th>Number of phases</th>
<th>D-PWMT EVM</th>
<th>MD-PWMT EVM</th>
<th>D-PWMT ACLR</th>
<th>MD-PWMT ACLR</th>
</tr>
</thead>
<tbody>
<tr>
<td>17</td>
<td>18.20 %</td>
<td>6.26 %</td>
<td>24.6 dBC</td>
<td>31.6 dBC</td>
</tr>
<tr>
<td>34</td>
<td>7.38 %</td>
<td>3.17 %</td>
<td>27.0 dBC</td>
<td>36.1 dBC</td>
</tr>
<tr>
<td>60</td>
<td>6.87 %</td>
<td>1.89 %</td>
<td>27.3 dBC</td>
<td>38.0 dBC</td>
</tr>
<tr>
<td>86</td>
<td>6.68 %</td>
<td>1.33 %</td>
<td>27.4 dBC</td>
<td>39.0 dBC</td>
</tr>
</tbody>
</table>

Amplitude linearity AM-AM

EVM and ACLR
Measurement results

- LTE 20 MHz uplink signal

Measurement setup: FPGA, PAs

130 nm class-D PAs, area 0.6 mm$^2$
# Measurement results

## AM-AM linearity

![Normalized Input vs Output Amplitude Graph](image1)

## Output spectra, $f_c = 640$ MHz

![Frequency vs Normalized Power Graph](image2)

<table>
<thead>
<tr>
<th></th>
<th>$f_C$</th>
<th>$f_{IF}$</th>
<th>$f_{HC}$</th>
<th>ACLR</th>
<th>EVM</th>
<th>Average Efficiency</th>
<th>PA Peak Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>D-PWMT</td>
<td>320 MHz</td>
<td>64 MHz</td>
<td>10.88 GHz</td>
<td>26.9 dB</td>
<td>8.0 %</td>
<td>18.3 %</td>
<td>28.9 dBm</td>
</tr>
<tr>
<td>MD-PWMT</td>
<td>320 MHz</td>
<td>64 MHz</td>
<td>10.88 GHz</td>
<td>33.8 dB</td>
<td>4.4 %</td>
<td>17.0 %</td>
<td>28.9 dBm</td>
</tr>
<tr>
<td>D-PWMT</td>
<td>640 MHz</td>
<td>64 MHz</td>
<td>10.88 GHz</td>
<td>24.2 dB</td>
<td>19.1 %</td>
<td>15.5 %</td>
<td>27.8 dBm</td>
</tr>
<tr>
<td>MD-PWMT</td>
<td>640 MHz</td>
<td>64 MHz</td>
<td>10.88 GHz</td>
<td>30.5 dB</td>
<td>8.2 %</td>
<td>13.4 %</td>
<td>27.8 dBm</td>
</tr>
</tbody>
</table>

1. $f_C = \omega_C / 2\pi$, carrier frequency
2. $f_{IF} = \omega_{IF} / 2\pi$, pulse repetition frequency of the PWM signal
3. $f_{HC} = 1/T_{HC}$, high clock frequency
Summary and conclusions

- **All-digital PWM** with improved dynamic range, combining PWM, outphasing, and switch-mode PAs, has been presented.
- Amplitude: digital PWM.
- Phase: digital PPM of carrier frequency + quant error.
- Two PAs => needs combiner (space, losses).
- Measurement results, 20 MHz LTE uplink:
  - 6.3 dBc improved ACLR compared to D-PWM.
  - No aliasing or image distortion => improved EVM.
  - Somewhat reduced efficiency (1-2 %, combiner)
Thanks for your attention!

Questions?

www.liu.se